Tim Olson, CEO, Lori McDonald, Business Office Manager, Jan Kellar, Sr. Director Design Applications and Craig Bishop, CTO
Downsizing, the 2017 science-fiction movie, introduces the audience to a world where overpopulation is at its peak. The fictional Dr. Jørgen Asbjørnsen invents an irreversible process called “downsizing” that would shrink people to a height of five inches. The smaller size would allow more people to thrive in a limited space and, at the same time, resolve ecological issues like global warming.
While it’s safe to assume that such possibilities will remain only in the realm of fiction for now, interestingly, a similar idea can already be observed in modern computing and the semiconductor industry. As the individual components of integrated circuits have been shrinking over the years, the maximum number of transistors that can be placed on a chip has been exponentially increasing. However, the extent to which these components of ICs can be miniaturized is about to hit a plateau.
So far, chip scaling has followed a simple linear curve that has stayed true to Moore’s prediction (the number of transistors per chip roughly doubles every two years) and scaled at 0.7x every two years. However, Moore’s law is finally on the verge of a technological singularity with component sizes reaching the atomic scale. It is thus imperative for the semiconductor industry to think beyond traditional monolithic ICs. Enter Deca Technologies, or more popularly, Deca, a company on a mission to re-architect the way the semiconductor industry creates advanced chips and electronic systems.
Think Different, Think Deca
“Our name ‘Deca’ stands for ten in Greek, signifying our passion to deliver order-of-magnitude breakthroughs in electronic systems through advanced chip interconnects,” says Tim Olson, founder, and CEO of Deca Technologies. We dug a little deeper to see what ‘Deca Difference’ the company has to offer.
Deca helps clients break free from the limitations and boundaries of monolithic ICs. For this, the company connects heterogeneous chiplets (smaller chips) and creates advanced non-monolithic systems on a chip (SoCs). If the idea sounds complicated, let us turn to Deca to break it down.
Olson elaborates that since the dawn of the integrated circuit, designers have successfully been pushing historic boundaries to create massive SoCs (systems on a chip) upon a single monolithic piece of silicon. While SoCs have incorporated an ever-growing number of processor cores, IO functionality and other functions, system dynamic memory has remained off-chip requiring high bandwidth signaling to occur through a PCB (printed circuit board).
Additionally, the growing size of SoCs and increasing cost in advanced technology nodes has placed increasing commercial pressure on IC designers to search for new ways to create highly integrated advanced electronic systems.
Since the creation of the company, Deca has thought differently with a focus on integrating disparate functional circuit blocks (heterogeneous functions or chiplets including memory) within an organic encapsulation material rather than depending only on monolithic silicon. Deca’s approach is called fan-out technology, specifically, FO-WLP (fan-out wafer level packaging) where electronic interconnect (or fan-out fabric) is laid upon the encapsulated chiplets to create ever higher performance systems in a cost-effective manner. As a result, IC manufacturers can continue scaling past the monolithic silicon plateau and enjoy multiple benefits of the chiplet approach including; higher levels of integration, shorter design cycles and faster time-to-market with chiplets optimized per technology node for yield and cost.
M-Series™ FX and Adaptive Patterning: The Future of Advanced Electronic Systems
Notably, the proof of Deca’s concept lies in its technology offerings—M-series and Adaptive Patterning® have been broadly adopted in the global Smartphone market. The company’s flagship M-Series is a patent-protected chips-first, chips-up, rugged, fully molded FOWLP technology that provides exceptional quality and reliability in a miniaturized format. With parallels, yet important distinctions vs. industry giant TSMC’s integrated fan-out (InFO) wafer-level packaging, M-Series provides exceptional electrical and thermal benefits in the smallest possible form factor. Through Adaptive Patterning and the associated production infrastructure, M-Series additionally provides a highly costeffective solution. To this extent, the awardwinning M-Series FX has already been designed into diverse high-volume mobile applications worldwide, delivering record-setting product performance. The recent introduction of Deca’s second generation 2μm technology node with the expansion to the new 600mm standard panel size greatly expands the market application space for M-Series to include high-performance computing (HPC), advanced networking, artificial intelligence (AI), and edge computing applications.
“Our name ‘Deca’ stands for ten in Greek, signifying our passion to deliver order-of-magnitude breakthroughs in electronic systems through advanced electronic interconnect,” says Tim Olson, founder and CEO of Deca Technologies
In providing more detail on Deca’s novel Adaptive Patterning, Olson noted “What makes it unique is the highly integrated nature of design rules and methods, design automation in both office and factory environments as well as amazing realtime systems which create optimized unitspecific patterns for every wire on every chip on every wafer or panel. We are the first company in the world to extend classic DFM (design for manufacturability) concepts into real-time DDM (designduring- manufacturing)!” Adaptive Patterning is a patented protected electronic design automation (EDA) system that provides unprecedented capability for manufacturers to accommodate natural variation in manufacturing vs.
Liberty Perez, Director of Factory Automation and Cliff Sandstrom, VP of Technology Development
style=margin:right=5px;float:left;margin-right:10px;>Adaptive Patterning combines a high-speed, highly accurate optical position inspection with proprietary real-time design methods and a scalable computing cluster to generate a bespoke layout for each chiplet that compensates for measured positional error. In turn, these chiplets can operate with the best possible electrical performance while consistently achieving near 100 percent yield. Olson adds, “Our Adaptive Patterning system combines precise alignment functionality with real-time dynamic auto-routing and can operate in a system with even tens of thousands of high-frequency connections.”
When combined with Adaptive Pattering, M-Series’ design rules provide the largest ‘via’ contacts on the smallest chip interconnects. The planar M-Series surface is perfect for building highly integrated fan-out SoC structures. Scaling down to 2μm lines and scaling up with multiple redistribution layers (RDL) provides powerful new possibilities for IC designers partitioning silicon functional blocks into chiplets.
Creating More Opportunities through Collaboration
Deca’s innovations have been a runaway hit in the semiconductor industry. M-Series and Adaptive Patterning have established a new industry standard with multiple customers designing test vehicles across multiple future application spaces.
Through divestiture of its manufacturing operations in early 2020, Deca has transformed itself into a pureplay technology provider. Industry leading semiconductor producers and end product OEMs can now engage with Deca in an open innovation network from product design through manufacturing of chips at top-tier foundries. Equipment manufacturers can join the AP Live Network through technology supply and license agreements (TSLAs), providing certified AP Connect functionality across essential process steps to their end-users. Simultaneously, foundry service providers and manufacturers can access the Adaptive Patterning and M-Series technologies through technology transfer and license agreements (TTLAs).
It is also important to note that Deca has existing technology and license agreements with ASE Group (Advanced Semiconductor Engineering Inc.), the largest outsourced semiconductor assembly and test company (OSAT) in the world, and nepes Corporation, a leadingedge provider of wafer and panel-level packaging and turnkey assembly solutions. Multiple other manufacturing service providers including substrate producers, OSATs, and foundries are in discussions or under consideration for expansion of the global M-Series and Adaptive Patterning production footprint.